# This Page Is Inserted by IFW Operations and is not a part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

WO 95/24696 (51) International Patent Classification 6: (11) International Publication Number: **A2** G07F (43) International Publication Date: 14 September 1995 (14.09.95)

(21) International Application Number:

PCT/US95/02579

(22) International Filing Date:

1 March 1995 (01.03.95)

(30) Priority Data:

08/204,618 08/395,627

US 1 March 1994 (01.03.94) US

28 February 1995 (28.02.95)

(71) Applicant: INTEGRATED TECHNOLOGIES OF AMERICA, INC. [US/US]; 610 11th Avenue South, Hopkins, MN 55343 (US).

MOONEY, David, M. (71)(72) Applicants and Inventors: [US/US]: 8743 Deerpath, Eden Prairie, MN 55344 (US). KIMLINGER, Joseph, A. [US/US]; 307 Warner Road, Willemie, MN 55090 (US). WOOD, David, E. [US/US]; 16851 Saddlewood Road, Minnetonka, MN 55345 (US).

(74) Agent: RAASCH, Kevin, W.; Schwegman, Lundberg & Woessner, 3500 IDS Center, 80 South Eighth Street, Minneapolis, MN 55402 (US).

(81) Designated States: AM, AT, AU, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, EE, ES, FI, GB, GE, HU, JP, KE, KG, KP, KR, KZ, LK, LR, LT, LU, LV, MD, MG, MN, MW, MX, NL, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TT, UA, UZ, VN, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG), ARIPO patent (KE, MW, SD, SZ, UG).


#### **Published**

Without international search report and to be republished upon receipt of that report.

## (54) Title: PREBOOT PROTECTION FOR A DATA SECURITY SYSTEM

#### (57) Abstract

A secure computer controlling access to data storage devices via a card reader. A microprocessor-controlled card reader interface logically connected to the card reader and the central processing unit (CPU) of the computer reads and writes information from and to a card placed in the card reader and performs additional functions in response to commands received from the CPU. The card reader interface includes an encryption engine for encrypting data in a data storage device and a boot ROM containing verification program code executed during an initialization procedure. The verification program verifies that a valid user card has been placed in the card reader, reads one or more questions from the user card, asks the questions of the user and verifies the answers against the contents of the card. If authorization is verified, the card reader interface permits the user to access the encrypted data. Otherwise, the user is denied access to the data by one or more of the following methods: freezing the system bus, and requiring the user to reset the computer and re-enter the verification program; logically destroying the data in the data storage devices; and physically destroying the data storage devices.



## FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP.	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic	SD	Sudan
CG	Congo		of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SI	Slovenia
CI	Côte d'Ivoire	KZ	Kazakhstan	SK	Slovakia
CM	Cameroon	LI	Liechtenstein	SN	Senegal
CN	China	LK	Sri Lanka	TD	Chad
CS	Czechoslovakia	LU	Luxembourg	TG	Togo
CZ	Czech Republic	LV	Latvia	TJ	Tajikistan
DE	Germany	MC	Monaco	TT	Trinidad and Tobago
DK	Denmark	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	US	United States of America
FI	Finland	ML	Mali	UZ	Uzbekistan
FR	France	MN	Mongolia	VN	Viet Nam
GA	Gabon		-		•

5

10

20

25

30

## PREBOOT PROTECTION FOR A DATA SECURITY SYSTEM

## Technical Field of the Invention

The present invention pertains generally to computer security systems, and more particularly to a microprocessor-controlled system for controlling user access to and dissemination of secure data stored in a secure computer.

## Background of the Invention

There has been an enormous increase in the use of computers for processing and storing sensitive information in a wide variety of commercial and government applications. Computer systems have evolved from large systems with restricted access to small systems which may be portable and easily accessed by several users. As components have become more easily accessible and as demand for easy computer access has spread, there has arisen a greater need for the protection of sensitive data.

One method for securing access to computer systems is to restrict the physical access to the computer system, however, such restriction is inefficient for typical computer system installations which favor shared access and increased portability. The cost of securing computer systems by restricting physical access is also prohibitive.

Another method for providing security of sensitive data is to use a program to restrict access to the computer system. However, this method has drawbacks. For instance, an unauthorized user can often bypass the security program or routines which invoke the security program to gain access to the computer system. Even if the security program proves to be difficult to bypass, the unauthorized user can simply remove the information stored in the computer by removing the memory or monitoring the data bus.

For example, a hard drive could be removed from the computer and installed in another computer to read the contents of the hard drive.

To prevent such unauthorized access and retrieval of sensitive information, sensitive data may be destroyed either logically or physically. Logical destruction requires that any data destroyed be unintelligible to another user after the destruction process has taken place. The storage media

will typically still be reusable. An example of a logical destruction program is a program which erases the sensitive files on a hard drive when an unauthorized access is detected. Physical data destruction, on the other hand, requires catastrophic destruction of the storage media to ensure that the contents in the storage media are irretrievably lost.

5

10

In some applications the program destroying the logical data fails to completely destroy the data and advanced data retrieval techniques may be employed to recover traces of logically destroyed information. For example, information on a hard drive of a computer may be recovered by methods which detect previously written and erased binary words from trace magnetic remnants of the words. If the logical destruction methods are only partially effective, physical destruction techniques may also be required to ensure that the data is destroyed and cannot be recovered.

It may be desirable to restrict access to particular peripheral devices on a computer or workstation, rather than restricting access to the entire computer system. Modern computer security systems fail to provide such restricted access.

Therefore, there is a need in the art for a computer security system which prohibits unauthorized access and which is not vulnerable to bypass yet maintains the portability and flexibility inherent in a modern computer system. There is a further need to provide complete protection of sensitive data such that the data may not be recovered by bypassing the data protection system or by physical removal of data storage devices. Finally, the system must also provide complete destruction of sensitive data to prevent retrieval of data traces.

## Summary of the Invention

To overcome these and other shortcomings and limitations in the art which will become apparent to those skilled in the art upon reading and understanding the following detailed description, the present invention provides a system for controlling access to sensitive information on a computer without compromising the security of sensitive data. The present invention restricts computer access to authorized users. In addition, it detects

15

20

25

30

attempts to imitate an authorized user to gain access. Further, the present invention provides for configurable logical and physical destruction of sensitive data, and provides means for adjusting the threshold requirement for destruction and the level of destruction to suit the degree of security required for the information stored on the computer. Finally, the present invention provides a means, under the control of a centralized authorization security administrator, for limiting access to portions of the overall computer system depending on the access privileges configured for each individual user.

In one embodiment of the present invention, a microprocessor-controlled card reader interface logically connected to the CPU of the computer reads and writes information from and to an integrated circuit card ("card" or "smart card") placed in the card reader. The information read is presented to the CPU to determine whether the user is authorized to use the computer; the CPU then specifies which peripherals the user is authorized to access. A card reader interface board logically connected to the data and address buses of a computer monitors address bus of the computer and restricts access to the data storage devices and configurable ports in the system and executes a special verification program to verify authorization of the user.

According to one embodiment of the present invention, when a valid user card is placed in the card reader one or more questions are read from the card and displayed to the user. The user's responses are compared to the correct answers stored on the card and, if the responses match the correct answers, the CPU is allowed to access all peripherals the user has been authorized to use. Computer security is improved by coordinating identification information received from the card, user, and computer RAM to ensure proper verification. The system requires that the same card, user, and computer be used to control access.

In one embodiment of this invention, the system provides for a method of initializing and authorizing a user card with a security administrator card. Upon a valid security administrator card being placed in the card reader, a security administrator initializes and authorizes one or more

4

individual user cards by selecting from a list of menu options displayed to the security administrator. The security administrator inputs a list of questions and answers which are then stored on the user card for use during the verification procedure.

5

10

15

25

30

In one embodiment of the present invention, the system provides for a hierarchy of access privileges by encoding access codes directly on the card which allow users with superior access privileges to access data on computers of users with inferior access privileges. The same coding system prevents the users with inferior access privileges from accessing the computers of those with superior access privileges.

In one embodiment of the present invention, the system provides for the physical or logical destruction of data in response to unauthorized attempts by a user to violate the physical or logical integrity of the computer system. The physical and logical destruction of data may be disabled for maintenance or configuration purposes by use of a maintenance card.

The preceding and other features and advantages of the invention will become further apparent from the detailed description that follows. This description is accompanied by a set of drawing figures.

Numerals are employed throughout the written description and the drawings to

Numerals are employed throughout the written description and the drawings to point out the various features of this invention, like numerals referring to like features throughout.

## Brief Description of the Drawings

In the drawings, where like numerals describe like components throughout the several views:

FIGURE 1A is a perspective view of a first embodiment of a secure computer system implemented according to the present invention;

FIGURE 1B is a block diagram showing the high-level architecture of a first embodiment of a secure computer system implemented according to the present invention;

15

20

25

30

FIGURE 1C is an electrical block diagram showing the microprocessor-controlled card reader interface for a first embodiment of a secure computer system according to the present invention;

FIGURE 1D is a perspective view of a second embodiment of a secure computer system implemented according to the present invention;

FIGURE 1E is a perspective view of a third embodiment of a secure computer system implemented according to the present invention;

FIGURE 2A is a block diagram of a computer system with a hard drive and interface board;

FIGURE 2B is a block diagram showing how a computer system with hard drive is modified to create a secure computer system according to a second embodiment of the present invention;

FIGURE 3 is a block diagram showing the high level architecture of a secure computer system according to a second embodiment of the present invention;

FIGURE 4 is a block diagram showing the high level architecture of one embodiment of the control ASIC shown in FIGURE 3;

FIGURE 5 shows a block diagram illustrating the operation of one embodiment of the data steering network shown in FIGURE 3;

FIGURE 6 is a block diagram showing the loader program and verification program resident in the read only memory (ROM) of one embodiment of the card reader interface board of FIGURE 3;

FIGURES 7A, 7B, 7C, and 7D are a flow diagram showing program steps taken to initialize and execute the security portion of a secure computer system program according to the present invention;

FIGURE 8 is a block diagram showing a hierarchy of access for users of a secure computer system; and

FIGURE 9A and FIGURE 9B illustrate a pictorial display of one embodiment of a mounting scheme used to co-locate a card reader and hard drive.

## Detailed Specification of the Preferred Embodiments

In the following detailed description of the preferred embodiments, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. It is to be understood that other embodiments may be utilized and structural changes may be made without departing from the scope of the present invention.

FIGURE 1A shows the components of a computer system to be secured with a card reader interface according to a first embodiment of the present invention. This embodiment was shown in U.S. Patent No. 5,327,497, 10 issued July 5, 1994, by Mooney, et. al. The computer system includes a keyboard 101 by which a user may input data into the system, a computer chassis 103 which holds electrical components and peripherals, a screen display 105 by which information is displayed to the user, and a pointing device 107, the system components logically connected to each other via the 15 internal system bus of the computer. A card reader 111 is connected to the secure computer system via card reader interface board 109. The preferred card reader 111 is an Amphenol® "Chipcard" acceptor device, part number 702-10M008 5392 4794, which is compatible with International Standards Organization (ISO) specification 7816, although one skilled in the art would 20 readily recognize that other card reader devices which conform to ISO 7816 may be substituted.

In order for the computer system to be secured, a card reader interface is integrated into the computer system in a manner similar to that as revealed in FIGURE 1B. A card reader interface board 109 contains a microprocessor 116 connected to the CPU of the computer via a second data bus 117, connected to RAM 127 via a third data bus 131, and connected to the card reader 111 via a fourth data bus 133. The interface board 109 is typically implemented with printed circuit board technology, although other equivalent technologies may be substituted without loss of generality. Peripherals 121 within computer 103 are controlled by the CPU 123 and PLD

7

129 with a power control circuit 119, which turns power off and on to peripherals 121. A system boot ROM 126 logically connected to the CPU 123 to start executing a non-volatile program contained in PLD 129 upon initialization of the computer during power-up, clear, or warm-boot reset.

5

15

20

25

An IC card 115 is used in conjunction with card reader 111. The preferred card 115 is a MICRO CARD® or GEMPLUS® card (for example, Scot 100, TB100, or COS IC cards), which is compatible with ISO 7816. By conforming to this standard, the card 115 enables the support of Data Encryption Standard (DES) data encryption and decryption functions. One skilled in the art would readily recognize that other cards which conform to this standard and provide data encryption and decryption functions may be substituted. The ability to encrypt and decrypt data is important, since the present invention is designed to ensure that unencrypted sensitive data does not reside in the CPU where it could be read by an unauthorized user.

The schematic for card reader interface 109 is described in greater detail in FIGURE 1C. Microprocessor 116 is powered by circuit 135, and controls system functions via connections to the system data bus 125. System resets are initiated by clear line 137. Validation and authorization information is transferred between the microprocessor 116 and RAM 127 via the third data bus 131 in conjunction with address or data select line 141, strobe line 143, and chip select line 145. Backup power is provided for RAM 127 by a +5 volt lithium battery 139.

The microprocessor 116 communicates with system data bus 125 as a serial communications device using CTS line 147, DTR line 149, 10 MHz clock line 151, serial data out line 153, and serial data in line 155. A separate 3.5 MHz clock line 157 is used to provide a clock signal to PLD 129, which is used by the microprocessor 116 for card reset control via line 159, card serial data control via line 161, and card interrupt control via line 163. The PLD 129 in turn connects to the card via card serial data contact 177, card clock contact 179, and card reset contact 181. 30

Microprocessor 116 also has the ability to control the physical destruction of data within the computer system via line 165. A physical

8

destruction device may be triggered using line 165 as a destruct signal. For example, line 165 may be connected to a mechanism containing a chemical solution which is sprayed onto a hard disk contained in the secure computer system when an unauthorized user attempts to violate the physical or logical integrity of the computer system. Several destruct mechanisms are taught in the prior art, and one of ordinary skill in the art would recognize that other equivalent destruction chemicals and mechanisms may be substituted without loss of generality.

The microprocessor 116 uses power control line 173 with switch 171 and +5 volt relay 175 to provide power to the card via card logic voltage supply contact 183 and card programming contact 187. The card is grounded via card ground contact 185, and detected by applying power through card detect power contact 191 to microprocessor 116 by card detect contact 189. Card contacts 193 and 195 and line 197 are reserved for future use.

10

15

20

25

FIGURE 1D shows the components of a second embodiment of a secure computer system according to the present invention. Secure computer system 100 includes a keyboard 101 by which a user may input data into the system, a computer chassis 103 which holds electrical components and peripherals, a screen display 105 by which information is displayed to the user, a secure hard drive 113, and a pointing device 107, the system components logically connected to each other via the internal system bus of the computer. A card reader 111 is connected to the secure computer system via card reader interface board 109. As in the first embodiment, the preferred card reader 111 is an Amphenol® "Chipcard" acceptor device, part number 702-10M008 5392 4794, which is compatible with International Standards Organization (ISO) 7816 specifications. One skilled in the art would readily recognize, however, that other card reader devices which conform to ISO 7816 may be substituted. FIGURE 1D shows card reader 111 and secure hard drive 113 co-located in a single peripheral bay. Other mounting techniques are available, however, which would not modify the scope of the present

9

invention, for example, positioning card reader 111 externally as shown in FIGURE 1E.

FIGURES 2A and 2B illustrate the modifications required of a standard personal computer system 705 in order to create a secure computer 5 system 100 according to the present invention. FIGURE 2A is a simplified block diagram of a computer system 705 commonly found in the prior art. Central processing unit (CPU) 290 is connected to dedicated hard drive controller logic 710 which serves as an interface for the computer system to hard drive 113. Typically, hard drive controller logic 710 is a printed circuit board which is installed in the backplane or integrated into the motherboard of computer 100, and hard drive controller logic 710 is connected to hard drive 113 using a multiconductor cable 720. Hard drive 113 may be mounted externally to computer 705, or internally.

FIGURE 2B shows how the standard personal computer 705 is converted to a secure computer system according to one embodiment of the 15 present invention. In FIGURE 2B, secure computer system 100 is formed by adding integrated circuit (IC) card 115 and attaching card reader 111, cable 730, and card reader interface board 109 to system 705. Card reader 111 may be added to the system by removing cable 720 from hard drive 113 and connecting it to card reader interface board 109, then connecting card reader 111 to card reader interface board 109 via cable 731. Hard drive 113 is connected to card reader interface board 109 using cable 730.

Card reader 111 acts in concert with card reader interface board 109 to limit access to sensitive data stored both on hard drive 113 and card 25 reader interface board 109. Integrated circuit card 115 is preprogrammed with information used to verify that the user is authorized to access the sensitive data stored on hard drive 113. Security for sensitive data stored on hard drive 113 is provided by requiring a minimum of three distinct sources of authorization verification information in order to access the sensitive data. In order to gain access to the sensitive information stored on hard drive 113, both card 115 and card reader interface board 109 must present proper identification information and the user must enter a series of predetermined

10

answers to a series of predetermined questions. If any of the sources of identification information is incorrect, board 109 may prevent access to the secure computer system 100 by freezing the system bus 292 (requiring cycling of the system power to reset secure computer system 100), logically destroying any sensitive data on the system, or physically destroying the storage devices containing sensitive information.

The details of one embodiment of the present invention will be specified in greater detail using the following figures. FIGURE 3 is a detailed electrical block diagram of the secure computer system 100 of FIGURE 2B, showing connections between card reader interface board 109, card reader 111, secure hard drive 113, and central processing unit (CPU) 290. In the present invention, independent, dedicated data buses are employed such that card reader interface board 109 communicates with card reader 111 via card reader bus 225, hard drive 113 via hard drive bus 272, and CPU 290 via hard drive controller logic 710 and system bus 292. (hard drive bus 272 is analogous to cable 730 of FIGURE 2B and system bus 292 is analogous to cable 731 of FIGURE 2B.) The utilization of independent dedicated data buses for communications with card reader 111, hard drive 113, and CPU 290 decreases the chances for retrieval of sensitive data and encryption information, since system bus 292 transfers only unencrypted data to the computer system from card reader interface board 109. An unauthorized intruder would have to monitor all three buses to attempt to decipher the encryption codes used and the method by which the security system interacts with the computer system.

10

15

20

25

FIGURE 3 also shows the interconnections of the components on card reader interface board 109. In one embodiment, the card reader interface board 109 contains a Zilog Z86C6116 processor 220 for controlling data transfer between card reader 111, hard drive 113, and CPU 290. The Z86C6116 is an 8-bit data bus, 16-bit time-multiplexed address bus microprocessor specified in the Zilog Z8 Microcontrollers Book, DC8305-01 (1993), which is incorporated herein by reference. Other microprocessors may

11

be readily substituted without materially affecting the scope of the present invention.

Processor 220 controls the transfer of data on card reader interface board 109 by issuing commands to control ASIC 230. Control ASIC 230 acts as "glue logic," under control of processor 220, coordinating the operation of data steering network 240, cipher engine 270, and processor 220 to control information transfer between CPU 290, RAM 260, and hard drive 113.

Data steering network 240 is an 8-bit controllable input and output port circuit designed to allow processor 220 to communicate with RAM 260 and cipher engine (CE) 270, but to prevent unauthorized access by a user controlling system bus 292 to retrieve data from RAM 260. FIGURE 5 is a block diagram showing the operation of the data steering network 240. Data steering network 240 essentially operates as an eight bit wide bidirectional parallel multiplexer which limits data transfer from processor 220 to RAM 260, or alternatively to CE 270 (and, therefore, potentially to system bus 292 if port A 274 and port C 278 of CE 270 is connected). Attempts to read information from the address space assigned to RAM 260 which originate from the system bus 292 are impossible, since RAM 260 is logically isolated such that no address space exists from system bus 292 to access RAM 260.

Returning to FIGURE 3, in one embodiment cipher engine (CE) 270 is an 8-bit NSA certified DES encryption engine meeting specification DES 3. Such a device is manufactured by Computer Elektronik as part number CE99C003. Further information detailing the operation of that embodiment of CE 270 may be found in CE Infosys 99C003 Data Sheet Version 1.01.

CE 270 is controlled by processor 220 via data steering network 240 by commands received at port C 278. CE 270 may be instructed by processor 220 to provide a data path between port C 278 and port A 274 (no encryption) or between port A 274 and port B 276 (DES encrypted data output from port B 276, and nonencrypted data from port A 274). During

12

system initialization a data path between data steering network 240 and system bus 292 is created using port C 278 and port A 274 whereby nonencrypted data can be transferred under control of processor 220 to system bus 292 via hard drive controller logic 710. Once user authorization is verified and there are no pending security violations detected, CE 270 uses a key to DES encrypt data transmitted by port B 276 to hard drive 113. Similarly, CE 270 deciphers encrypted data from hard drive 113 and presents it to system bus 292 via hard drive controller logic 710 when port A 274 to port B 276 channel is allowed. One skilled in the art would readily recognize that other cipher engines which conform to the above-mentioned standards and support data encryption may be substituted without materially modifying the spirit and scope of the present invention.

RAM 260 is subdivided into secure and open segments by memory mapping the secure segments such that they are accessible only to processor 220. This prevents both accidental and intentional loss of secure information from the RAM 260 to the system bus 292. RAM 260 is addressable only by processor 220 and contains DES base kernel key encryption information and answers to verification questions retrieved from card 115 by processor 220. The open portion of RAM 260 contains the verification questions retrieved from card 115 and other nonsensitive data.

As can be seen in FIGURE 6, ROM 280 contains loader program code 610 and verification program code 620 used by the CPU 290 upon initialization to load and execute the verification program. Since standard BIOS routines attempt to boot from the C: drive the use of ROM 280 in concert with processor 220 and control ASIC 230 to simulate a C: drive allows the present invention to be used in the standard IBM compatible personal computer without having to modify the system BIOS (basic input/output system).

Card 115 is used with card reader 111 under control of

processor 220 to provide the computer system 100 with information
concerning DES key encryption, verification questions and answers, user
access privilege level, expiration date, origin of card issuance, and card usage

13

history. As in the first embodiment, the preferred card 115 is a MICRO CARD® or GEMPLUS® card (for example, Scot 100, TB100, or COS IC cards), which is compatible with ISO 7816. One skilled in the art would readily recognize that other IC cards which conform to this standard and 5 provide data encryption and decryption functions may be substituted without materially modifying the spirit and scope of the present invention.

## LOGICAL & PHYSICAL DESTRUCT HARDWARE

15

20

25

Control ASIC 230 also monitors attempted unauthorized retrieval of data from the protected storage devices and presents information to processor 220 if control ASIC 230 detects an attempted unauthorized access. Processor 220 monitors signals from the control ASIC 230 and commands control ASIC 230 to issue a command to either logically or physically destroy protected information in RAM 260 or secure hard drive 113. Logical destruction of data on the RAM 260 is accomplished by asserting trigger signal 211 emanating from processor 220, clearing the contents of RAM 260. Logical destruction of the sensitive data on hard drive 113 follows naturally, since the DES encryption key synthesis information is destroyed when the RAM 260 data is destroyed, and, without the DES key, the information on hard drive 113 is logically irretrievable. Physical destruction of data can also be accomplished by asserting physical destruct signal 212 emanating from processor 220, as a means of triggering a physical destruct package 213. As in the first embodiment, several physical destruct packages are disclosed in the prior art, such as a ferric chloride spray or plastic explosive package.

Card reader interface board 109 also contains an extra defense against physical tampering. In one embodiment, a transistor circuit 210 is used to rapidly erase the contents of dynamic RAM 260. In such an embodiment, circuit 210 grounds the power pin of RAM 260 to erase the contents of RAM 260. In normal operation, trigger signal 211 is not asserted, thereby allowing the collector of transistor circuit 210 to remain at a voltage of approximately Vcc. In this mode of operation RAM 260 is powered by the supply voltage Vcc whereby current travels through diode 261 and fuse 263 to

30

RAM 260. If power is interrupted the battery 200 provides current to RAM 260 through diode 262 and fuse 263.

When the trigger signal 211 is asserted (by processor 220) the collector of npn transistor 210 is forced to a low voltage and current flowing through diode 261 is sufficient to burn the fuse 263, thereby allowing the Vcc terminal of RAM 260 to drop to zero volts and erasing the logical contents of RAM 260. Alternatively, if the battery 200 is supplying RAM 260 with current, the trigger signal 211 will cause sufficient current to flow through fuse 263 to burn fuse 263, and again, the voltage at the Vcc terminal of RAM 260 will drop to zero volts and erase the logical contents of RAM 260. Processor 220 can initiate the logical destruct feature if control ASIC 230 alerts processor 220 that an unauthorized access is being attempted.

The logical and physical destruct mechanisms described provide several different levels of data security. In one embodiment of the present invention there are five selectible security levels:

- Freeze the computer system bus, requiring a "cold boot,"
   (power off and then on or "reset");
- 2) Alter the contents of the integrated circuit card so that the card must be updated to be authorized for another session;
- 3) Clear RAM 260 of the stored kernel for the encryption key;
- Logical destruction of RAM 260 memory, requiring reinitialization of RAM 260 before another session may be performed on the computer system; and
- 25 5) Physical destruction of computer system memory. Other security levels are possible and those skilled in the art will recognize that combinations of these levels of security are possible without departing from the scope and spirit of the present invention.

## INTERFACE BOARD CONTROL & COMMUNICATIONS

Activities on the card reader interface board 109 are coordinated in part by code "burned into" an internal ROM in processor 220 and in part by execution of an authorization verification program as detailed

15

below. This allows processor 220 to respond to commands issued by CPU 290 during the authorization verification program execution, yet maintain security of sensitive data on card reader interface board 109 by acting as a dedicated controller of sensitive DES encryption data and authorization data.

5 Processor 220 communicates with control ASIC 230 to control data steering network 240 and ROM 280, and controls CE 270 using commands issued on bus 222 to CE 270 via data steering network 240. Processor 220 is solely responsible for communications with card reader 111, which enhances the overall security of the present invention since sensitive data is not placed on the system bus 292 where it is vulnerable to retrieval.

Control ASIC 230 is connected to ROM 280 and data steering network 240 using bus 223 and is also connected to the monitor and freeze control lines of CPU 290 which allows control ASIC 230 to "freeze" system bus 292 upon demand by freezing the system bus 292 if a prohibited access is detected over the monitor lines. Control ASIC 230 sends a signal to processor 220's INT interrupt 221 when it freezes system bus 292 to inform processor 220 that the bus was frozen, since processor 220 is not connected to system bus 292.

15

Control ASIC 230 contains a counter (not shown) which counts
the number of "sectors" retrieved from ROM 280 during boot and loading
functions (described below) to simulate a hard drive interface to CPU 290.

Processor 220 is notified by control ASIC 230 when the last byte of program
information is read from ROM 280 by CPU 290. Cipher Engine 270 routing
is controlled by signals from processor 220 to control ASIC 230, and may be
programmed to connect port A 274 to port C 278 to allow processor 220 to
communicate with system bus 292 (and CPU 290), or connect port A 274 to
port B 276 to allow CPU 290 to communicate with hard drive 113 once
security conditions have been satisfied, as detailed below.

FIGURE 4 is a block diagram of the fundamental components of control ASIC 230. Control ASIC 230 includes a control register 950 with bits assigned for the control of data steering network 240 and ROM 280 via control port (CP) 910. These bits control whether bus 222 is connected to

16

RAM 260 or CE 270 via data steering network 240. Similarly, the control bits assigned to the control of ROM 280 assist in the simulation of a C: drive during the BIOS initialization which is detailed below. Control register 950 is programmed by instructions from processor 220, and the status of the control bits may be determined by reads from processor 220 of status register 960 via processor port 980. INT port 900 is also connected to the control and status registers, and indicates when the system bus 292 is "frozen" when a security violation is detected as described above.

In one embodiment of the present invention, processor 220 programs registers (not shown) in bus address monitor 930 by transmitting 10 mask words to these registers via processor port 980. Each mask word comprises a programmable template identifying authorized peripherals for the particular user as defined by the card 115 when issued by the security administrator during the authorization visit, described below in the SECURITY ADMINISTRATOR AUTHORIZATION VISIT section. Control ASIC 230 is connected to system bus 292 (as shown in FIGURE 3) via bus port 920, and can therefore monitor the attempted accesses on system bus 292 and compare them with the templates stored in bus address monitor 930 using combinational logic 940 to determine if an unauthorized peripheral access has been attempted. If an unauthorized peripheral access is attempted one 20 embodiment of the present invention will freeze the system bus 292; secure computer system 100 remains unusable until a power cycle of computer 100 (to reset computer 100) is performed. Port 920 of control ASIC 230 is connected to hard drive controller logic 710, as shown in FIGURE 3, in order to control access to hard drive 113 in a manner known to those skilled in the art.

Bus address monitor 930 monitors system bus 292 references to peripheral devices such as serial and parallel ports, networks, and A or B floppy disks. Bus address monitor 930 monitors normal BIOS references during initialization, such as reset, warm, or power-up boot, and monitors to detect attempted prohibited accesses to denied peripheral devices as defined

on card 115 during the authorization visit (see SECURITY ADMINISTRATOR AUTHORIZATION VISIT section below). DATA STEERING NETWORK

Data steering network 240 is shown in a simplified block

diagram in FIGURE 5. Data steering network 240 essentially acts as a
bidirectional, eight bit parallel, steerable data channel. Control ASIC 230 can
control whether the eight bit bus 222 from processor 220 is connected to
RAM 260 or CE 270 by decoding the address on bus 222 and selecting input
20 of the data steering network 240. Control ASIC 230 can also disable the
data steering network 240 by toggling enable input 30 of data steering
network 240. This operation also ensures that CE 270 is never directly
connected to RAM 260 via data steering network 240, adding to the
protection of data stored in RAM 260.

## TYPES OF CARDS AND THEIR FUNCTION

There are essentially three types of cards: maintenance, issuer, and user cards. The maintenance card allows the user to access the system only for diagnostic purposes, but no sensitive data is accessible using the maintenance card. An issuer card is the topmost card of the security hierarchy. It enables the issuing program to configure a plurality of subordinate user cards. In one embodiment, user cards can create subordinate user cards and allow the user to access peripherals per privileges granted by the issuer during card configuration. The user cards enable users to access the secure information on computer 100.

One embodiment of the security hierarchy is shown in FIGURE 8. Box 500 represents an issuer card called the issuing office card. Box 501 is also an issuer card called the security administrator's card. The issuing office card 500 is used to create the security administrator's card 501, which in turn creates subordinate user cards represented as the remaining boxes in FIGURE 8. In this embodiment, the issuing office card 500 may not access data in computer system 100; its purpose is to create subordinate user cards, such as cards 510, 530 and 540.

18

## SECURITY ADMINISTRATOR AUTHORIZATION VISIT

10

15

20

25

The next section of the specification of the present invention requires a discussion of the information stored on the user card 115 prior to the first use of the card 115 by a user. A special card issue program is run on a computer system 100, as shown in FIGURE 1D, which programs the user card 115 pursuant to ISO 7816 specifications. This programming is typically done by a security administrator who is responsible for determining the scope of authorization of the particular user. Such a session is called an authorization visit.

The card issue program used to conduct an authorization visit will store in separate registers located on card 115: expiration date of the card; the code associated with the issuing office; the peripherals which this particular user may access with this card; a code identifying the card as a maintenance card, issue card, or user card; the level of authorization of the user of the card (see the ACCESS HIERARCHY discussion of FIGURE 8, below); a series of questions used to identify the user; and their associated answers.

A "first use" register is also dedicated to indicating whether the card has been used before to allow the system to identify first use. First use presents an opportunity to configure computer system 100 by storing in RAM 260 sensitive data pertaining to the specific user. In the event the information on RAM 260 is erased, the first use register indicates that the card 115 was used at least once and the user will be required to report to the security administrator to have the card reissued before secure computer system 100 will accept it.

A retry counter register is also programmed during the authorization visit which contains a value specifying the number of errors a potential user can make in answering the user identification questions before the system terminates the verification process. In addition, certain information is stored in the card automatically under ISO 7816 specification, such as the type of card which is being used (for example, MICRO CARD® or GEMPLUS® cards) and the amount of memory available on the particular

card. One skilled in the art would readily recognize that the information stored on the card may be stored in other configurations without materially modifying the scope and spirit of the present invention. For example, the number of questions may be varied without materially changing the invention.

## QUESTIONS AND ANSWERS USED FOR IDENTIFICATION VERIFICATION

5

10

15

20

A series of questions are posed in a consistent format, and the answers are recorded to identify a particular user. For example, one question the user might be asked is: "What is your favorite color?" The user should respond with a text string entry which matches the prerecorded answer. Therefore if the user responds: "Blue", but the answer was prerecorded as "B@L\$U\*E!", the response will be incorrect and, depending on the value set in the retry counter, the user may be denied access or allowed to answer another question. One embodiment of the present invention uses fifteen questions to identify the user. Such an approach reduces the chance an unauthorized user can acquire the correct responses through surreptitious means. It should be obvious that any subcombination of the fifteen questions may be used for identification purposes. In one embodiment of the present invention, a random number generator decides the number of questions to ask (minimum three), and the particular questions selected. However, it is clear that the number of questions and their selection process may be altered without materially altering the scope of the present invention.

## INITIALIZATION OF THE SECURE COMPUTER SYSTEM

FIGURE 7 shows a flow diagram detailing the procedure by
which the present invention acquires control of the computer for user
identification and verification purposes upon an initialization such as power
up, clear, or warm boot reset. Those skilled in the art will readily appreciate
that minor modifications to the order or exact implementation of the following
steps will not materially modify either the scope or spirit of the present
invention. Upon initialization, at step 704 the standard computer BIOS will
query the computer system to determine the present configuration of the
system. Processor 220 is programmed to monitor and save BIOS routine calls

made by the secure computer system's BIOS during step 704. Control ASIC 230 assists processor 220 in monitoring and memorizing the BIOS routine calls. The memorized calls are then used as a template for comparison purposes to ensure that subsequent reboot of the computer system with the standard operating system conforms with the initial pattern. Such a check verifies that the system BIOS is, indeed, in control of the subsequent reboot process. This prevents loading of another system BIOS to bypass the security system in order to access sensitive data.

As detailed above, the hardware present on card reader interface board 109 is designed to simulate the presence of a hard drive. At 10 initialization, CPU 290 executes the standard BIOS routine of loading the first "one and/or two sectors" from the C: drive. Card reader interface board 109 intercepts the read issued by CPU 290 and directs it to ROM 280. As is illustrated in FIGURE 6, ROM 280 contains loader program code 610. 15 Therefore the first one or two sectors of the "C: drive" are read from ROM 280. (Whether one or two sectors are loaded depends on the type of CPU 290, speed of CPU 290, and type of BIOS used by the computer system.) Loader program code 610 is then executed by CPU 290 to retrieve, at 709, the remaining "sectors" of ROM 280. Those sectors contain a verification program (620 of FIGURE 6) used to verify the authorization of the user to 20 access the system. Control ASIC 230 monitors the loading process, informing processor 220 at step 712 when the last byte of code is loaded into CPU 290 so that processor 220 is aware that the verification program is about to execute on CPU 290. Processor 220 then generates, at step 713, unsolicited card status from card reader 111. Meanwhile, at 714, CPU 290 executes 25 verification program 620. When unsolicited card status has been retrieved, processor 220 instructs control ASIC 230 to connect processor 220 to system bus 292 via data steering network 240, CE 270, and hard drive controller logic 710 (step 721). Processor 220 then transmits the status of card reader 111 to CPU 290, however, the verification program will loop until unsolicited card status is received from processor 220 (step 722).

## USER AUTHORIZATION VERIFICATION PROCEDURE

At this point, the processor 220 is actually controlling system bus 292 using handshaking lines, yet processor 220 is responding to requests made by CPU 290 throughout the execution of the verification program. CPU 290 receives an interrupt indicating that a card was inserted, and whether a conductive card is present (steps 724 and 728). If no card is present, then a message to "insert card" is flashed to the operator on display 105 (step 726). If the card 115 is conductive, then the system bus 292 is frozen and the verification process is terminated (step 736). If the card 115 is nonconductive, then power is applied to the card reader 111 (step 729). Upon powerup, the card 115 issues an unsolicited reset message which is transferred to the CPU 290 by processor 220 (step 732). Processor 220 resets card reader 111 by holding the RST signal (224 of FIGURE 3) low (active) for a specified time as defined by ISO 7816-3, and then raises the signal to indicate end of reset to card 115. Card 115 issues a reset message to processor 220 via card reader 111 which identifies whether the type of card being used is MICRO CARD® or GEMPLUS® (per ISO 7816, MICRO CARD® and GEMPLUS® Technical Manuals) (step 734). If the card 115 is not an acceptable card, then processor 220 freezes the system bus 292 and terminates the authorization process (step 736). If the card is accepted as potentially 20 valid then the verification program determines if the card was issued by the correct issuing office (step 742). The expiration date is also retrieved from the card by processor 220, but must be sent to CPU 290 because processor 220 does not have a clock/calendar to compare the expiration date (step 744). If either of the tests in steps 742 or 744 fail, then system bus 292 is frozen by processor 220 and the verification process is stopped (step 736). If the card 115 meets the previous tests, then CPU 290 instructs processor 220 to read several questions and their associated correct responses from the card 115 and load them into RAM 260 (step 746). In one embodiment of the present 30 invention, the answers are stored in the secure area of RAM 260 and the questions, which are nonsensitive, are stored in the open area of RAM 260. The user is then queried for responses to questions read from card 115 and

must answer the questions correctly to gain access to the computer. The first question is displayed to the user (step 748), an operator response is received by CPU 290, formatted, sent to processor 220, and compared by processor 220 with the answers stored in the secure space of RAM 260 (steps 752 and 5 754). A retry counter located in processor 220 is incremented each time an error is made in answering the questions, and is preprogrammed by the security administrator to terminate the verification program if the number of erroneous responses exceeds the preprogrammed value (steps 758 and 736). This protection is installed to prevent an unauthorized user of a card from repeated guesses of the correct answers to the posed questions.

After the last question is asked (step 762) the DES encryption key is calculated (step 764). In one embodiment of the present invention, the key is calculated using user unique binary information stored on the card 115 and in the RAM 260. This allows the program to calculate unique keys even 15 if the key generation equation is identical from user to user, since the inputs identifying each user will be dependent on the answers given by the user, and therefore, the calculated key will be unique. Another embodiment of the present invention will have the verification program prompt the user with an additional question to assist in the key randomization process. Alternate embodiments of the present invention could insert such a question at any point in the verification program prior to the key generation step. In one embodiment of the present invention, the key generation algorithm is given by the pseudocode shown in TABLE 1:

#### 25 TABLE 1

20

30

BEGIN:

read the binary data from card 115 associated with the prerecorded questions and answers; reduce the binary value by powers of nine; store the carries generated in a register to form a random number;

exclusive or the random number generated in the previous step with data stored in RAM 260 of secure

23

computer system 100 to generate 16 strings of 64 bits, which will serve as potential keys for encryption; load the sixteen keys into CE 270; generate a random number between 1 and 15;

select one of the sixteen keys using the random number;

use that key for encryption purposes; END.

10 However, it will be clear to those skilled in the art that other formulas may be used without materially modifying the spirit and scope of the present invention.

After the key is generated, it will be loaded, along with an encryption table, into the CE 270 (step 772), so that the CE 270 will be ready for encryption if the test of the loading is passed (step 774). If the table is 15 not loaded correctly, then the verification program will terminate (step 736). If the table is loaded correctly, the processor 220 reviews the entire history of the verification sequence (776) to ensure that all of the required tests have passed (778) before connecting the system bus 292 to CE 270 (782). If, at 20 778, all required tests have not passed correctly, the verification program is terminated at step 736. Otherwise, the CPU 290 will then boot from hard drive 113 in order to execute the disk operating system for secure computer 100 (step 784). Processor 220 monitors this reboot process using control ASIC 230 to monitor the BIOS routine calls to ensure that the native system BIOS is properly rebooting the computer from hard drive 113 (step 786). If any unauthorized accesses are attempted, system bus 292 is frozen and the verification program terminates (steps 792 and 736). Unauthorized accesses include: unauthorized access of peripheral (monitored by bus address monitor 930 on control ASIC 230), and attempts to boot from the A: instead of C: drive (monitored by processor 220), (step 788). If no unauthorized accesses are detected, the program will allow the user to use disk drive 113 until the session is terminated by the user via removal of card 115 or system reset (step 794). Once the user is done, system bus 292 will be frozen and the computer

100 must be power cycled (to reset computer 100) before another session can take place (step 736).

## **ACCESS HIERARCHY**

10

15

20

25

30

FIGURE 8 shows one embodiment of a hierarchy of secured access codes among a multiuser organization. The present invention teaches a hierarchy coding method used to generate families of access codes which permit horizontal and vertical segregation of access codes within an access hierarchy. As shown in FIGURE 8, the access code is designed to allow a superior of a subordinate user access to the computer of the subordinate, but only if the superior has access in the same vertical portion of the user hierarchy. For example, referring to FIGURE 8, user 520 cannot access the information on user 510's computer (520 is subordinate to 510), but can access the information on the computers of users 522. However, user 520 has no access authority over user 550 (no horizontal access privilege), nor does user 520 have access authority over users 552 (lacking vertical commonality). A benefit of such organizations of key information is that access may be limited in an organized and restricted hierarchy. For example, if somehow security is compromised in the middle branch of FIGURE 8, then the left and right branches are not compromised.

A vast array of users may therefore be accommodated easily within the hierarchy shown in FIGURE 8 by dedicating access code words to each level. In one such embodiment, sixty-four (64) bits are allocated to the access code word describing 510 level, allowing 2<sup>64</sup> unique codes at 510 level; sixty-four (64) bits are allocated to the access code word describing level 520, allowing 2<sup>64</sup> unique codes at the 520 level; and sixty-four (64) bits are allocated to the access code word describing level 522, allowing 2<sup>64</sup> unique codes at the 522 level. These bits may be stored on card 115 in dedicated registers and assigned by the security administrator during the authorization visit.

The horizontal separation of users may be easily attained by including an extra question in the list of queries posed and answered during the verification program execution. An answer could be predetermined which

PCT/US95/02579

would be common among all users in a common vertical group, and which would segregate them from other users in other vertical groups. For example, each individual vertical group would be identified by a unique, predetermined response to the same question. The response could be mapped to a binary number, which could serve as a consistent offset for purposes of generating the access code. For example, if a question asked for a favorite sport, the response "golf' could be used by all members of a particular vertical group to identify their group.

In one embodiment of the present invention, fifteen (15) questions are used to identify the user, an extra question is used to identify the particular vertical branch of the access tree the user resides. These questions are employed to select the DES encryption keys available to the user. In this way, the DES encryption key questions serve as a further randomization of the access code which is user dependent.

Essentially, access information is distributed between the user (in the preprogrammed responses generated by that user), the card 115 (programmed when the individual is given access authority), and RAM 260 stored on card reader controller board 109. Therefore, in one embodiment of the invention, the access code is a combination of the user, the card, and the computer which the user uses. This provides for a high level of security for the entire system, and requires that the user be re-authorized by the security administrator every time the user's access privileges are lost due to incorrect or improper attempted access. In this way, security administrators can control the access attempts by the users since they are informed each time a potential security breach is encountered; users must be re-authorized if the identification information in RAM 260 is destroyed by attempted unauthorized access.

## DESTRUCTION OF DATA

15

20

25

30

Logical destruction of the data resident on the various memory storage devices found on the computer system may be preprogrammed to occur after a fixed number of failed attempted accesses (see FIGURE 7 discussion of retry counter, step 758). In one embodiment, board 109 goes

26

further and freezes the system bus 292 to prevent unauthorized retrieval of sensitive information following detection of a potential security breach. The data stored in hard drive 113 is logically destroyed when the DES encryption key is erased since the key cannot be reconstructed by the intruder.

Therefore, if the key information in RAM 260 is destroyed, it is equivalent to rendering the data stored in hard drive 113 logically destroyed, since without the encryption key it is undecipherable. In one embodiment of the present invention, the DES key kernel information stored on RAM 260 is destroyed by clearing RAM 260 using an algorithm executed by processor 220 upon detection of attempted unauthorized access, or by grounding the power pin of 10 RAM 260 using transistor circuit 210 as described in the section LOGICAL & PHYSICAL DESTRUCT HARDWARE, above. A further hurdle requires that any user whose card 115 is invalidated by unauthorized access visit the security administrator to get their card reinstated. Physical destruction of the data storage media is also possible by asserting physical destruct signal 212 15 generated by control ASIC 230 under control of processor 220 in the event of a breach, triggering destruct package 213 designed to physically destroy the hard drive 113 and RAM 260.

Alternate embodiments of the destruction means of the present invention are also possible. In one embodiment, the selection of destruction means and the process by which the destruction methods are invoked are programmed by altering the code in the internal ROM of processor 220 or by varying the value of retries allowable on the register of card 115. Therefore, one embodiment of the present invention is not limiting and does not materially limit the scope of the present invention.

FIGURE 9 illustrates one embodiment of the present invention showing a card reader receptacle 820 mounted with a hard drive 810 to facilitate physical mounting of the card reader and a resident hard drive. For example, a hard drive 113 can be co-located with a card reader 111 to form a single unit comprising a secured disk drive as shown in FIGURE 9. This mounting scheme illustrates only one of several possible embodiments of the mechanical mounting of the card reader receptacle 820 in the present

27

invention. Other embodiments illustrating the mechanical mounting of card reader receptacle 820 are possible without materially modifying the scope of the present invention.

Those skilled in the art will readily see that the present

invention offers several benefits over other devices including but not limited
to the ability of one embodiment to provide three levels of computer security.

For instance, one embodiment of the present invention provides security in
three distinct ways:

(1) immediately asserting control of the computer system upon initialization in the form of preboot protection, since the card reader interface board simulates the C: drive loader code before an intruder can interrupt the system and thereby immediately takes control of the CPU;

10

15

20

25

30

- (2) after preboot control is acquired a user verification program is executed to ensure that the user is authorized to access the computer; and
- (3) ongoing monitoring of computer activity as the computer system is in use, to detect attempted unauthorized accesses using a bus address monitor and destroy sensitive program and encryption key information before an intruder can break into the system.

Those skilled in the art will readily appreciate that the scope of the present invention is not restricted to securing personal computers, but may be extended to securing other types of computer systems (larger or smaller) or specific peripherals of both small and large computer systems. Additionally, the present invention may be employed to secure the digital data stored on any system which stores sensitive digital information.

The present invention discloses the use of the card reader interface board 109 in conjunction with hard drive 113. It should be apparent, however, that the same type of security could be applied advantageously to control the contents of other nonvolatile memory such as a compact disc (CD) ROM system, Personal Computer Memory Card International Association card (PCMCIA card), or streaming tape backup unit. Indeed, the present invention can be applied advantageously to control access to any peripheral which could be connected to a computer system. For instance, the present invention could

28

be applied to secure subsections of mass storage devices, such as partitioned hard drives or PBX switches. Alternate encryption methods, larger or smaller data and address buses, alternate integrated circuit cards and readers, and modifications to the control algorithms employed in the present invention may also be used without materially altering the scope and spirit of present invention.

It is to be understood, however, that even though numerous characteristics and advantages of the invention have been set forth in the foregoing description, together with details of the structure and function of the invention, the disclosure is illustrative only, and changes may be made in detail, especially matters of shape, size, and arrangement of parts within the principles of the invention, to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed.

## What is claimed is:

- 1. A method of operating a computer, comprising the steps of:
  - a) prior to boot, acquiring control of the CPU;
- b) loading a verification program;
  - c) verifying that the user is authorized using the verification program;
  - d) prohibiting access to the computer if the user is not authorized;
     and
- e) providing access to the computer if the user is authorized, 10 comprising the steps of:
  - 1) monitoring bus accesses to detect if a user is attempting to read or write to an unauthorized peripheral; and
  - destroying memory contents if unauthorized attempts at access are detected.

15

- 2. A method of protecting information stored in nonvolatile memory of a computer system having a system bus, comprising the steps of:
- a) providing a plurality of sources of identification information for identifying an authorized user;
- 20 b) restricting access to the computer system by the steps of:
  - 1) performing preboot control of the computer;
  - 2) loading a verification program;
  - 3) reading identification information from the plurality of sources;

- 4) comparing the identification information read from the plurality of sources to verify the authorization of the user;
- c) if the user is an authorized user, providing access to the computer by the steps of:
  - 1) allowing access to the computer system;
- 2) constructing an encryption key from the plurality of sources; and

10

20

25

- 3) encrypting the information stored in the nonvolatile memory using the constructed encryption key; and
- d) if the user is not authorized, freezing the system bus such that another attempt to access the computer system requires a powerdown to reset the computer system.
- 3. The method according to claim 2, wherein the step of providing a plurality of sources includes the step of providing identification information from an integrated circuit card, identification information input from a user, and identification information resident in the computer system.
- 4. A method of protecting information stored in nonvolatile memory of a computer system, the computer system having a central processing unit (CPU), the method comprising the steps of:
- a) providing a computer system with an interface board with a resident verification program and a loader program for loading the verification program;
  - b) restricting access to the nonvolatile memory, wherein the step of restricting access includes the steps of:
    - 1) controlling the computer system central processing unit (CPU) during initialization and prior to booting the computer, wherein the step of controlling comprises the steps of:
      - a. monitoring and storing BIOS calls made by the CPU during the loading of the verification program;
        - b. initiating an initialization of the computer system;
      - c. simulating a boot disk such that the CPU loads the loader program;
        - d. executing the loader program;
        - e. loading the verification program; and
      - f executing the verification program, wherein said program verifies the identity of the user; and

10

15

- 2) if the user is verified as an authorized user, allowing access by the steps of:
  - a. providing access to the nonvolatile memory;
  - b. booting the computer system from the nonvolatile memory;
  - c. monitoring and storing BIOS calls made by the CPU during the booting step; and
  - d. detecting logical accesses which could compromise the security of information stored in the nonvolatile memory, wherein the step of detecting logical accesses includes the steps of:
    - comparing BIOS calls stored during the loading step with BIOS calls generated during the booting step; and
    - if BIOS calls do not match, freezing the system bus, requiring a power cycle of the computer system to reset the computer system.
- 5. The method of claim 4, wherein the method further comprises the 20 steps of:

constructing a unique encryption key obtained from a plurality of sources; and

encrypting information stored to the nonvolatile memory using the encryption key;

- and wherein the step 4.2.d.2 of freezing the system bus comprises the step of logically destroying the data stored in the nonvolatile memory by destroying the encryption key.
- 6. The method of claim 4, wherein the step 4.2.d.2 of freezing the system 30 bus comprises the step of physically destroying the nonvolatile memory, thereby destroying the data stored in the nonvolatile memory.

20

25

- 7. The method of claim 4 wherein the step of detecting unauthorized logical accesses comprises detecting unauthorized peripheral accesses.
- 8. A secure computer system for controlling a user's access to
  5 confidential information stored in nonvolatile memory, the system comprising:
  - a) a system bus;
  - b) a central processing unit (CPU);
  - c) an identification card, containing identification information for identifying authorized users of the computer system;
- d) a card reader for reading identification information from the identification card; and
  - e) a card reader interface, connected to the system bus, wherein the interface operates to assume control of the CPU upon initialization of the computer system, the interface comprising
    - a dedicated data bus for communications with the nonvolatile memory;
      - 2) a dedicated data bus for communications with the card reader;
      - a verification program to be executed by the CPU for limiting access to the nonvolatile memory to only authorized users;
      - 4) a memory storage device for storing user-specific information;
      - 5) an encryption system which encrypts the data stored to the nonvolatile memory using an encryption key constructed from data on the identification card, data in the memory storage device, and inputs from the user;
      - an input/output bus address monitor circuit for detecting attempts to bypass the verification program; and
  - 7) a memory erasing circuit for destroying encryption key information stored in the memory storage device if an unauthorized access is detected by the interface.

WO 95/24696

- 9. A method for protecting information stored in nonvolatile memory of a computer, the method comprising the steps of:
- a) providing means for interfacing an information bearing card to the computer;
- b) storing individualized questions and answers which uniquely identify a user on the information bearing card;
- c) reading identification information and card information from the information bearing card;
- d) executing a verification routine upon initialization in order to determine whether the user is authorized to gain access to the protected information stored in the nonvolatile memory, wherein the verification routine comprises asking the user the individualized questions and comparing answers received against the stored answers; and
- e) if the user correctly answers the questions, permitting access to portions of the protected information stored in the nonvolatile memory.
  - 10. The method according to claim 9, further comprising the step of: if the user does not correctly answer the questions, freezing the computer and requiring that the computer power be cycled to reset the computer.

20

5

11. The method according to claim 9 further comprising the step of programming the information bearing card with individualized access privilege information to identify which nonvolatile memory devices the user is privileged to access.

- 12. The method according to claim 9, wherein the step of permitting access comprises the steps of
- a) verifying that the user is privileged to access the information stored in a first storage device; and
- b) if the user is privileged to access the information stored in the first storage device, permitting access to the protected information stored on the first storage device.

13. The method according to claim 11 further comprising the step of if the user attempts to access information from an unprivileged storage device, freezing the computer and forcing the user to reset the computer system and begin authorization verification again.

5

10

- 14. The method according to claim 9, wherein the step of reading further comprises the step of: incrementing a retry counter if the user incorrectly answers a question, and waiting for a subsequent user response if the retry counter has not reached a predetermined value, otherwise terminating the authorization procedure.
- 15. The method according to claim 9, wherein the step of reading further comprises the steps of:
- a) reading a card identification code from the card indicating card
   type;
  - b) determining a card type from the card identification code; and
  - c) if the card is a maintenance card, allowing a user access to the computer for maintenance purposes, without allowing access to the nonvolatile memory of the computer.

20

- 16. A secure computer providing for the controlled access of internal devices via a card reader, the computer comprising:
  - a user input device;
  - a card reader;
- a screen display;
  - a central processing unit (CPU);
  - a device containing non-volatile CPU program code;
  - a CPU system boot ROM;
  - a plurality of peripheral devices;
- 30 a system data bus;

WO 95/24696

a microprocessor for writing and reading information to and from a card placed in the card reader, the microprocessor and the CPU connected through a dedicated data bus; an encryption engine;

a volatile memory device for storing data retrieved from the card by the microprocessor;

said CPU system boot ROM including code for instructing the CPU to start executing the CPU program code in the device so that the CPU program code in the device takes over control of the CPU, so that upon a power-up, clear, or warm-boot reset of the computer the CPU program code in the device obtains control of the CPU; and

said CPU responsive to said CPU program code, to perform an authorization verification procedure comprising the steps of:

- a) instructing the microprocessor to read a card placed in the card reader by a user and obtain at least one question from a list of questions stored in the card;
- displaying the question to the user on the screen display, and waiting for a response from the user on the input device;
- passing the response to the microprocessor and the microprocessor comparing at least one user response to a list of correct answers stored on the card;
- d) receiving the results of the comparison by the microprocessor and allowing access to the computer if at least one user response matches a corresponding correct answer;
- e) generating an encryption key from data on the card, data stored in the volatile memory device, and responses received by the user; and
- f) encrypting all data stored to the plurality of peripherals using the encryption key.

10

15

20

25

30

36

17. The computer of claim 16 further comprising:

a security circuit for monitoring attempted unauthorized accesses of the computer; and

a logical destruct circuit, connected to the security circuit, for destroying data in the volatile memory device if unauthorized access is detected by at least one of the microprocessor and the security circuit; and wherein the microprocessor performs the steps comprising:

monitoring and storing CPU BIOS routine calls during the authorization verification procedure;

10

5

monitoring and comparing the CPU BIOS routine calls during the rebooting process to detect control of the system data bus by another program; and

if the BIOS calls stored during the authorization verification procedure do not match the BIOS calls monitored during the rebooting process, then logically destroying the data in the volatile memory device; and

wherein the CPU performs the additional step of incrementing the value of a retry counter if the user incorrectly answers a question, and waiting for a subsequent user response if the value of the retry counter is less than a predetermined value, otherwise terminating the authorization procedure.

20

15

- 18. The computer of claim 17 wherein the computer further comprises one or more physical destruct mechanisms logically connected to the microprocessor for physically destroying data on at least one of the plurality of peripheral devices.
- 19. The computer of claim 17 further comprising a physical destruct output and physical destruct package, the output for triggering the physical
   30 destruction of the secure computer by computer control upon detected attempted unauthorized access.

37

20. The computer of claim 17 wherein the key information is generated from data stored on the card, in the volatile memory device, and from responses entered in by a user during the verification procedure.




FIGURE 1A




FIGURE 1B

SUBSTITUTE SHEET (RULE 26)




FIGURE 1C




FIGURE 1D





FIGURE 1E








FIGURE 3



SUBSTITUTE SHEET (RULE 26)



SUBSTITUTE SHEET (RULE 26)




FIGURE 6




FIGURE 7A







FIGURE 7B



SUBSTITUTE SHEET (RULE 26)




FIGURE 7D

SUBSTITUTE SHEET (RULE 26)




FIGURE 8

14/14

